## **Power MOSFET**

## 40 V, 38 A, Single N-Channel, DPAK

#### **Features**

- Low R<sub>DS(on)</sub>
- High Current Capability
- Low Gate Charge
- STD Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable\*
- These Devices are Pb-Free and are RoHS Compliant

### **Applications**

- Electronic Brake Systems
- Electronic Power Steering
- Bridge Circuits

### **MAXIMUM RATINGS** (T<sub>J</sub> = 25°C unless otherwise stated)

Paran	Symbol	Value	Unit		
Drain-to-Source Voltage			$V_{DSS}$	40	V
Gate-to-Source Voltage			$V_{GS}$	±20	V
Continuous Drain Steady $T_C = 25^{\circ}C$		I <sub>D</sub>	38	Α	
Current – R <sub>θJC</sub>	State	T <sub>C</sub> = 100°C		27	
Power Dissipation – $R_{\theta JC}$	Steady State	T <sub>C</sub> = 25°C	P <sub>D</sub>	75	W
Continuous Drain Steady		T <sub>A</sub> = 25°C	I <sub>D</sub>	7.6	Α
Current R <sub>θJA</sub> (Note 1)	State	T <sub>A</sub> = 100°C		5.3	
Power Dissipation – R <sub>0JA</sub> (Note 1)	Steady State	T <sub>A</sub> = 25°C	P <sub>D</sub>	2.9	W
Pulsed Drain Current	t <sub>p</sub> =	= 10 μs	I <sub>DM</sub>	75	Α
Operating Junction and Storage Temperature			T <sub>J</sub> , T <sub>STG</sub>	–55 to 175	°C
Source Current (Body Diode)			I <sub>S</sub>	36	Α
Single Pulse Drain–to Source Avalanche Energy – ( $V_{DD}$ = 50 V, $V_{GS}$ = 10 V, $I_{PK}$ = 17 A, L = 1 mH, $R_G$ = 25 $\Omega$ )			EAS	150	mJ
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			T <sub>L</sub>	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

#### THERMAL RESISTANCE RATINGS (Note 1)

Parameter	Symbol	Max	Unit
Junction-to-Case (Drain)	$R_{\theta JC}$	2.0	°C/W
Junction-to-Ambient (Note 1)	$R_{\theta JA}$	52	°C/W

Surface mounted on FR4 board using 1 sq in pad size, (Cu Area 1.127 sq in [2 oz] including traces).




## ON Semiconductor®

#### http://onsemi.com


V <sub>(BR)DSS</sub>	R <sub>DS(ON)</sub> TYP	I <sub>D</sub> MAX (Note 1)	
40 V	21 mΩ @ 10 V	38 A	

#### N-Channel





#### MARKING DIAGRAM



A = Assembly Location\*

/ = Year

WW = Work Week
5407N = Specific Device Code

G = Pb-Free Device

\* The Assembly Location code (A) is front side optional. In cases where the Assembly Location is stamped in the package, the front side assembly code may be blank.

## ORDERING INFORMATION

Device	Package	Shipping†					
NTD5407NT4G	DPAK (Pb-Free)	2500 / Tape & Reel					
STD5407NT4G*	DPAK (Pb-Free)	2500 / Tape & Reel					


†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

## **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise stated)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit	
OFF CHARACTERISTICS			•					
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	V <sub>GS</sub> = 0 V, I <sub>D</sub>	= 250 μΑ	40			V	
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> /T <sub>J</sub>				39		mV/°C	
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>GS</sub> = 0 V, T <sub>J</sub> = 25°C				1.0	μΑ	
		$V_{DS} = 40 \text{ V}$	T <sub>J</sub> = 100°C			10		
Gate-to-Source Leakage Current	I <sub>GSS</sub>	$V_{DS} = 0 \text{ V}, V_{G}$	<sub>S</sub> = ±30 V			±100	nA	
ON CHARACTERISTICS (Note 2)								
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}, I_{D}$	= 250 μΑ	1.5		3.5	V	
Gate Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>				-6.0		mV/°C	
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V,	<sub>D</sub> = 20 A		21	26	mΩ	
		$V_{GS} = 5.0 \text{ V},$	I <sub>D</sub> = 10 A		32	40	1	
Forward Transconductance	9FS	V <sub>GS</sub> = 10 V,	<sub>D</sub> = 18 A		15		S	
CHARGES AND CAPACITANCES								
Input Capacitance	C <sub>ISS</sub>				615	1000	pF	
Output Capacitance	C <sub>OSS</sub>	$V_{GS} = 0 \text{ V, f} = 0 \text{ V}$	1.0 MHz,		173			
Reverse Transfer Capacitance	C <sub>RSS</sub>	$V_{DS} = 32 \text{ V}$			80			
Total Gate Charge	Q <sub>G(TOT)</sub>	$V_{GS} = 10 \text{ V}, V_{DS} = 32 \text{ V},$ $I_{D} = 38 \text{ A}$			20		nC	
Gate-to-Source Charge	$Q_{GS}$				2.25			
Gate-to-Drain Charge	$Q_{GD}$				10.5			
SWITCHING CHARACTERISTICS, V	GS = 10 V (Note	3)						
Turn-On Delay Time	t <sub>d(ON)</sub>				6.8		ns	
Rise Time	t <sub>r</sub>	V <sub>GS</sub> = 10 V, V <sub>1</sub>	nn = 32 V.		17			
Turn-Off Delay Time	t <sub>d(OFF)</sub>	$I_D = 38 \text{ A}, R_0$	$_{\rm G} = 2.5  \Omega$		66			
Fall Time	t <sub>f</sub>		Ī		51			
SWITCHING CHARACTERISTICS, V	<sub>3S</sub> = 5 V (Note 3)	)						
Turn-On Delay Time	t <sub>d(ON)</sub>				10		ns	
Rise Time	t <sub>r</sub>	$V_{GS} = 5 \text{ V}, V_{D}$	<sub>ID</sub> = 20 V,		175			
Turn-Off Delay Time	t <sub>d(OFF)</sub>	$I_D = 20 \text{ A}, R_0$	$_{\rm S} = 2.5  \Omega$		13			
Fall Time	t <sub>f</sub>	†			23			
DRAIN-SOURCE DIODE CHARACTE	RISTICS (Note	2)						
Forward Diode Voltage	$V_{SD}$	V <sub>GS</sub> = 0 V,	T <sub>J</sub> = 25°C		0.9	1.1	V	
		$V_{GS} = 0 \text{ V},$ $I_{S} = 5.0 \text{ A}$	T <sub>J</sub> = 125°C		0.75			
Reverse Recovery Time	t <sub>RR</sub>				38		ns	
Charge Time	ta	$V_{GS} = 0 \text{ V, } dI_S/dt = 100 \text{ A/}\mu\text{s,}$ $I_S = 15 \text{ A}$			20.5			
Discharge Time	t <sub>b</sub>				17			
Reverse Recovery Charge	$Q_{RR}$				40		nC	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 2. Pulse Test: pulse width  $\leq 300~\mu s$ , duty cycle  $\leq 2\%$ . 3. Switching characteristics are independent of operating junction temperatures.


#### **TYPICAL PERFORMANCE CURVES**



60  $V_{DS} \ge 10 \text{ V}$ ID, DRAIN CURRENT (AMPS) 50 40 30 20  $T_J = 100^{\circ}C$ 10  $T_J = 25^{\circ}C$  $T_J = -55^{\circ}C$ 0 0 3 6 VGS, GATE-TO-SOURCE VOLTAGE (VOLTS)

Figure 1. On-Region Characteristics

Figure 2. Transfer Characteristics







Figure 3. On-Resistance vs. Gate-to-Source Voltage

Figure 4. On-Resistance vs. Drain Current and Gate Voltage







Figure 5. On–Resistance Variation with Temperature

Figure 6. Drain-to-Source Leakage Current vs. Voltage

#### **TYPICAL PERFORMANCE CURVES**



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 7. Capacitance Variation

Figure 8. Gate-To-Source and Drain-To-Source Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area

## **TYPICAL PERFORMANCE CURVES**

r(t), EFFECTIVE TRANSIENT THERMAL RESISTANCE





Figure 12. Thermal Response

### PACKAGE DIMENSIONS

## **DPAK (SINGLE GAUGE)**

CASE 369C ISSUE E



#### NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994
- 2. CONTROLLING DIMENSION: INCHES.
  3. THERMAL PAD CONTOUR OPTIONAL WITHIN DI-
- MENSIONS b3, L3 and Z.
  4. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.006 INCHES PER SIDE.
- 5 DIMENSIONS D AND E ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
- 6. DATUMS A AND B ARE DETERMINED AT DATUM
- 7. OPTIONAL MOLD FEATURE.


	INC	HES	MILLIN	IETERS		
DIM	MIN	MAX	MIN	MAX		
Α	0.086	0.094	2.18	2.38		
A1	0.000	0.005	0.00	0.13		
b	0.025	0.035	0.63	0.89		
b2	0.028	0.045	0.72	1.14		
b3	0.180	0.215	4.57	5.46		
С	0.018	0.024	0.46	0.61		
c2	0.018	0.024	0.46	0.61		
D	0.235	0.245	5.97	6.22		
E	0.250	0.265	6.35	6.73		
е	0.090 BSC		2.29 BSC			
Н	0.370	0.410	9.40	10.41		
L	0.055	0.070	1.40	1.78		
L1	0.114 REF		2.90	REF		
L2	0.020 BSC		0.51	BSC		
L3	0.035	0.050	0.89	1.27		
L4		0.040		1.01		
Z	0.155		3.93			

#### STYLE 2:

- PIN 1. GATE 2. DRAIN 3. SOURC

  - SOURCE 4. DRAIN

#### SOLDERING FOOTPRINT\*



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and the 👊 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

**Phone**: 303–675–2175 or 800–344–3860 Toll Free USA/Canada **Fax**: 303–675–2176 or 800–344–3867 Toll Free USA/Canada

Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81–3–5817–1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative